Publications
Embedded Files
Conference Papers
[7] Vinay Chenna and Hossein Hashemi, “MIM Capacitor-Assisted Inverse Design of Nonintuitive Amplifiers” in IEEE MTT-S Radio Frequency Integrated Circuits (RFIC) Symposium, June 2026 (Accepted).
[7] Vinay Chenna and Hossein Hashemi, “MIM Capacitor-Assisted Inverse Design of Nonintuitive Amplifiers” in IEEE MTT-S Radio Frequency Integrated Circuits (RFIC) Symposium, June 2026 (Accepted).
[6] Vinay Chenna*, Jon Ho*, Jui-Hung Sun and Constantine Sideris, “Rapid Full-Wave Training-Data Synthesis for Deep-Learning Surrogates” in IEEE MTT-S Radio Frequency Technology and Techniques (IMS RFTT), June 2026 (Accepted).
[6] Vinay Chenna*, Jon Ho*, Jui-Hung Sun and Constantine Sideris, “Rapid Full-Wave Training-Data Synthesis for Deep-Learning Surrogates” in IEEE MTT-S Radio Frequency Technology and Techniques (IMS RFTT), June 2026 (Accepted).
[3] Vinay Chenna and Hossein Hashemi, “Topology-Optimized Nonintuitive Multilayered mm-Wave Power Amplifiers,” in IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, June 2025 (Best Student Paper Award First Place). (slides) (preprint)
[3] Vinay Chenna and Hossein Hashemi, “Topology-Optimized Nonintuitive Multilayered mm-Wave Power Amplifiers,” in IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, June 2025 (Best Student Paper Award First Place). (slides) (preprint)
[2] Vinay Chenna and Hossein Hashemi, “Algorithmic Design of Nonintuitive On-Chip Multilayered Passive Networks,” in IEEE International Microwave Symposium (IMS), June 2025. (slides) (preprint)
[2] Vinay Chenna and Hossein Hashemi, “Algorithmic Design of Nonintuitive On-Chip Multilayered Passive Networks,” in IEEE International Microwave Symposium (IMS), June 2025. (slides) (preprint)
[1] C. Yang, S. Su, M. Ayesh, S. Mahapatra, M. Hamada, Vinay Chenna, H. Hashemi, Mike Chen, “A Blocker-Tolerant Receiver with VCO-Based Non-Uniform Multi-Level Time-Approximation Filter with -36dB EVM in 28nm CMOS,” in IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2025.
[1] C. Yang, S. Su, M. Ayesh, S. Mahapatra, M. Hamada, Vinay Chenna, H. Hashemi, Mike Chen, “A Blocker-Tolerant Receiver with VCO-Based Non-Uniform Multi-Level Time-Approximation Filter with -36dB EVM in 28nm CMOS,” in IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2025.
Journal Papers
[3] Vinay Chenna and Hossein Hashemi, “Inverse Design of Multilayered Pixelated mm-Wave Power Amplifiers,” in IEEE Journal of Solid-State Circuits (JSSC) RFIC 2025 Special Edition, Jan. 2026. (invited) (preprint)
[3] Vinay Chenna and Hossein Hashemi, “Inverse Design of Multilayered Pixelated mm-Wave Power Amplifiers,” in IEEE Journal of Solid-State Circuits (JSSC) RFIC 2025 Special Edition, Jan. 2026. (invited) (preprint)
[2] Vinay Chenna and Hossein Hashemi, “Algorithmic Design and Optimization of On-Chip Multilayered Pixelated Passive Networks,” in IEEE Transactions on Microwave Theory and Techniques (T-MTT) IMS 2025 Special Edition, Jan. 2026. (invited) (preprint)
[2] Vinay Chenna and Hossein Hashemi, “Algorithmic Design and Optimization of On-Chip Multilayered Pixelated Passive Networks,” in IEEE Transactions on Microwave Theory and Techniques (T-MTT) IMS 2025 Special Edition, Jan. 2026. (invited) (preprint)
[1] C. Yang, S. Su, M. Ayesh, S. Mahapatra, M. Hamada, Vinay Chenna, H. Hashemi, Mike Chen, “A Blocker-Tolerant Receiver With VCO-Based Non-Uniform Multi-Level Time-Approximation Filter,” in IEEE Journal of Solid-State Circuits (JSSC) ISSCC 2025 Special Edition, Sept. 2025. (invited)
[1] C. Yang, S. Su, M. Ayesh, S. Mahapatra, M. Hamada, Vinay Chenna, H. Hashemi, Mike Chen, “A Blocker-Tolerant Receiver With VCO-Based Non-Uniform Multi-Level Time-Approximation Filter,” in IEEE Journal of Solid-State Circuits (JSSC) ISSCC 2025 Special Edition, Sept. 2025. (invited)
Patents
Coming soon!
Page updated
Google Sites
Report abuse